
Add to Cart
Application
The CPU 412-1 is the low-cost entry into the medium performance range. It can be used in smaller systems with limited I/O configuration. The combined MPI/DP interface also enables operation of a PROFIBUS DP line.
The CPU 412-2 is the CPU for applications in the mid-performance range with 2 PROFIBUS DP master systems.
For networking within a PROFINET network, the CPU 412-2 PN is available.
The STEP 7 tool "Hardware configuration" can be used to parameterize the properties and response of the S7-400 including the CPUs, e.g.
Article number | 6ES7412-1XJ07-0AB0 | 6ES7412-2XK07-0AB0 | 6ES7412-2EK07-0AB0 | |
---|---|---|---|---|
| CPU412-1, MPI/DP, 512 KB | CPU412-2, MPI/DP, 1 MB | CPU412-2 PN, 1 MB, 2 SCHNITTSTELLEN | |
General information | ||||
Product type designation | CPU 412-1 | CPU 412-2 | CPU 412-2 PN | |
HW functional status | 01 | 01 | 01 | |
Firmware version | V7.0 | V7.0 | V7.0 | |
Engineering with | ||||
| STEP 7 V5.4 or higher with HSP 261 | STEP 7 V5.4 or higher with HSP 261 | STEP 7 V5.5 or higher with HSP 262 | |
CiR – Configuration in RUN | ||||
CiR synchronization time, basic load | 100 ms | 100 ms | 100 ms | |
CiR synchronization time, time per I/O byte | 30 µs | 30 µs | 30 µs | |
Supply voltage | ||||
Rated value (DC) | ||||
| No; Power supply via system power supply | No; Power supply via system power supply | No; Power supply via system power supply | |
Input current | ||||
from backplane bus 5 V DC, typ. | 0.7 A | 0.9 A | 1.1 A | |
from backplane bus 5 V DC, max. | 0.8 A | 1.1 A | 1.4 A | |
from backplane bus 24 V DC, max. | 150 mA; 150 mA per DP interface | 300 mA; 150 mA per DP interface | 150 mA; 150 mA per DP interface | |
from interface 5 V DC, max. | 90 mA; At the DP interface | 90 mA; At each DP interface | 90 mA; At the DP interface | |
Power loss | ||||
Power loss, typ. | 3.5 W | 4.5 W | 5.5 W | |
Power loss, max. | 4 W | 5.5 W | 7 W | |
Memory | ||||
Type of memory | RAM | RAM | RAM | |
Work memory | ||||
| 512 kbyte | 1 Mbyte | 1 Mbyte | |
| 256 kbyte | 512 kbyte | 512 kbyte | |
| 256 kbyte | 512 kbyte | 512 kbyte | |
| No | No | No | |
Load memory | ||||
| Yes; with Memory Card (FLASH) | Yes; with Memory Card (FLASH) | Yes; with Memory Card (FLASH) | |
| 64 Mbyte | 64 Mbyte | 64 Mbyte | |
| 512 kbyte | 512 kbyte | 512 kbyte | |
| Yes; with Memory Card (RAM) | Yes; with Memory Card (RAM) | Yes; with Memory Card (RAM) | |
| 64 Mbyte | 64 Mbyte | 64 Mbyte | |
Backup | ||||
| Yes | Yes | Yes | |
| Yes; all data | Yes; all data | Yes; all data | |
| No | No | No | |
Battery | ||||
Backup battery | ||||
| 180 µA; up to 40 °C | 180 µA; up to 40 °C | 180 µA; up to 40 °C | |
| 850 µA | 850 µA | 850 µA | |
| Dealt with in the module data manual with the secondary conditions and the factors of influence | Dealt with in the module data manual with the secondary conditions and the factors of influence | Dealt with in the module data manual with the secondary conditions and the factors of influence | |
| 5 V DC to 15 V DC | 5 V DC to 15 V DC | 5 V DC to 15 V DC | |
CPU processing times | ||||
for bit operations, typ. | 31.25 ns | 31.25 ns | 31.25 ns | |
for word operations, typ. | 31.25 ns | 31.25 ns | 31.25 ns | |
for fixed point arithmetic, typ. | 31.25 ns | 31.25 ns | 31.25 ns | |
for floating point arithmetic, typ. | 62.5 ns | 62.5 ns | 62.5 ns | |
CPU-blocks | ||||
DB | ||||
| 3 000; Number range: 1 to 16000 | 3 000; Number range: 1 to 16000 | 3 000; Number range: 1 to 16000 | |
| 64 kbyte | 64 kbyte | 64 kbyte | |
FB | ||||
| 1 500; Number range: 0 to 7999 | 1 500; Number range: 0 to 7999 | 1 500; Number range: 0 to 7999 | |
| 64 kbyte | 64 kbyte | 64 kbyte | |
FC | ||||
| 1 500; Number range: 0 to 7999 | 1 500; Number range: 0 to 7999 | 1 500; Number range: 0 to 7999 | |
| 64 kbyte | 64 kbyte | 64 kbyte | |
OB | ||||
| see instruction list | see instruction list | see instruction list | |
| 64 kbyte | 64 kbyte | 64 kbyte | |
| 1; OB 1 | 1; OB 1 | 1; OB 1 | |
| 2; OB 10, 11 | 2; OB 10, 11 | 2; OB 10, 11 | |
| 2; OB 20, 21 | 2; OB 20, 21 | 2; OB 20, 21 | |
| 2; OB 32, 35 (shortest cycle that can be set = 500 µs) | 2; OB 32, 35 (shortest cycle that can be set = 500 µs) | 2; OB 32, 35 (shortest cycle that can be set = 500 µs) | |
| 2; OB 40, 41 | 2; OB 40, 41 | 2; OB 40, 41 | |
| 3; OB 55-57 | 3; OB 55-57 | 3; OB 55-57 | |
| 2; OB 61-62 | 2; OB 61-62 | 2; OB 61-62 | |
| 1; OB 60 | 1; OB 60 | 1; OB 60 | |
| 1; OB 90 | 1; OB 90 | 1; OB 90 | |
| 3; OB 100-102 | 3; OB 100-102 | 3; OB 100-102 | |
| 9; OB 80-88 | 9; OB 80-88 | 9; OB 80-88 | |
| 2; OB 121, 122 | 2; OB 121, 122 | 2; OB 121, 122 | |
Nesting depth | ||||
| 24 | 24 | 24 | |
| 1 | 1 | 1 | |
Counters, timers and their retentivity | ||||
S7 counter | ||||
| 2 048 | 2 048 | 2 048 | |
Retentivity | ||||
| Yes | Yes | Yes | |
| 0 | 0 | 0 | |
| 2 047 | 2 047 | 2 047 | |
| Z 0 to Z 7 | Z 0 to Z 7 | Z 0 to Z 7 | |
Counting range | ||||
| 0 | 0 | 0 | |
| 999 | 999 | 999 | |
IEC counter | ||||
| Unlimited (limited only by RAM capacity) | Unlimited (limited only by RAM capacity) | Unlimited (limited only by RAM capacity) | |
S7 times | ||||
| 2 048 | 2 048 | 2 048 | |
Retentivity | ||||
| Yes | Yes | Yes | |
| 0 | 0 | 0 | |
| 2 047 | 2 047 | 2 047 | |
| No times retentive | No times retentive | No times retentive | |
Time range | ||||
| 10 ms | 10 ms | 10 ms | |
| 9 990 s | 9 990 s | 9 990 s | |
IEC timer | ||||
| Yes | Yes | Yes | |
| SFB | SFB | SFB | |
| Unlimited (limited only by RAM capacity) | Unlimited (limited only by RAM capacity) | Unlimited (limited only by RAM capacity) | |
Data areas and their retentivity | ||||
retentive data area in total | Total working and load memory (with backup battery) | Total working and load memory (with backup battery) | Total working and load memory (with backup battery) |